#4 – SystemVerilog strongly typed data types Verilog variable data types are loosely typed. The value will be automatically converted to the data type of the variable following the conversion rules ...