enabling layout engineers to work within a single, highly automated custom IC environment that addresses the changing nature of memory chip design with smaller physical geometries, increased ...