The memory controller is QoS-aware too ... the cache has too many low-priority cache lines in it, the cache's LRU replacement algorithm then chooses from among only low-priority blocks in a ...