Figure 1 : Block diagram of statistical test module of FIPS PUB 140-2.FPGA IMPLEMENTATION This module has four inputs (clock, reset, data enable, and data signal) and five outputs (status and results ...