A novel ADC architecture is introduced with a sampling rate comparable to flash converters, but with reduced power consumption. Broadband active delay circuits pass the input along with a clock ...