When the counters indicate that the cache has too many low-priority cache lines in it, the cache's LRU replacement algorithm then chooses from among only low-priority blocks in a set as candidates ...

A technical paper titled “Improving the Representativeness of Simulation Intervals for the Cache Memory System” was published by researchers at Complutense University of Madrid, imec, and KU Leuven.