MyHDL is a Python module that brings FPGA programming into the Python environment. [Christopher Felton] tipped us off about a simple tutorial he just finished that gives an overview of how the modu… ...

The code is on GitHub and he also links to the generators available in SciPy. We’ve seen SciPy in some Hackaday contest entries before. You can think of it like Matlab for Python .