News

EDN22y
An overview of SystemVerilog 3.1 - EDN
Direct Programming Interface (DPI). SystemVerilog provides a means for SystemVerilog code to directly call functions written C, C++ or SystemC, without having to use the complex Verilog Programming ...
EDN23y
Verilog-2001 language ready to roll - EDN
NAPA, Calif. — Implementation of the new Verilog-2001 hardware description language became practical with the IEEE's release Wednesday (Oct. 17) of documentation that describes the standard, ...
Electronic Design23y
Verilog Simulator Adds Full-Featured Coverage Analysis And A C/C++ ...
The latest VCS Verilog simulator from Synopsys contains built-in comprehensive coverage analysis. With it, design teams using VCS 6.0.1 can determine their verification quality ...
Electronic Design23y
Testbench Automation Tool Provides Tight Links To Verilog Simulation
Faster runtime performance, real-time access to built-in Verilog simulation coverage metrics, and a unified graphical environment for waveform analysis are all promised by version 5.0 of the VERA ...
Design-Reuse23y
Synopsys VCS Verilog Simulator Incorporates Breakthrough Verification ...
With the latest VCS release, designers only need to compile once to run both simulation and coverage analysis. As a result of this single compilation, users will see substantially better compile and ...